



**PRELIMINARY**

**EZ-PD™ BCR Datasheet**

# USB Type-C Port Controller for Power Sinks

## General Description

EZ-PD™ BCR is Cypress' highly-integrated USB Type-C port controller targeting electronic devices that have legacy barrel connectors (up to 100W) or USB micro-B connectors for power such as drones, smart speakers, power tools, and other rechargeable devices. EZ-PD BCR complies with the latest USB Type-C and USB Power Delivery (PD) standards and enables users to quickly convert their devices from being powered through a barrel connector to being powered via the USB-C connector with few external components and no firmware development is required. EZ-PD BCR integrates a complete USB Type-C transceiver, USB PD policy manager, a load switch controller with a soft start, all termination resistors required for a USB Type-C port, and system-level ESD protection. It is available in a 24-pin QFN package.

## Features

### USB Type-C and USB-PD Support

- Supports USB PD3.0 Version 1.1 Spec including Programmable Power Supply Mode
- Configurable resistor  $R_D$
- Supports one USB Type-C port

### Legacy Charging Sink Block

- Supports Apple charging 2.4A, USB BC 1.2
- Integrates all required terminations on D+/D- lines

### System-Level Fault Protection

- VBUS to CC Short Protection
- On-chip overvoltage protection (OVP)

### Clocks and Oscillators

- Integrated oscillator eliminating the need for external clock

### Power

- 3.0-V to 24.5-V operation (30-V tolerant)


### System-Level ESD Protection

- On CC, VBUS\_IN, DC\_OUT, D+, D-, HPI\_SDA and HPI\_SCL pins
- $\pm 8$ -kV contact discharge and  $\pm 15$ -kV air gap discharge based on IEC61000-4-2 level 4C

### Packages

- 24-pin QFN package
- Supports extended industrial temperature range ( $-40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ )

**Logic Block Diagram**



## Contents

<b>Functional Overview</b> .....	<b>4</b>	<b>Ordering Information</b> .....	<b>18</b>
USB-PD Subsystem .....	4	Ordering Code Definitions .....	18
Integrated I <sup>2</sup> C Blocks .....	4	<b>Packaging</b> .....	<b>19</b>
<b>Power Systems Overview</b> .....	<b>5</b>	<b>Acronyms</b> .....	<b>21</b>
<b>Pinouts</b> .....	<b>6</b>	<b>Document Conventions</b> .....	<b>21</b>
<b>Application Overview</b> .....	<b>8</b>	Units of Measure .....	21
<b>Electrical Specifications</b> .....	<b>10</b>	<b>Document History Page</b> .....	<b>22</b>
Absolute Maximum Ratings .....	10	<b>Sales, Solutions, and Legal Information</b> .....	<b>23</b>
Device-Level Specifications .....	10	Worldwide Sales and Design Support .....	23
Digital Peripherals .....	13	Products .....	23
System Resources .....	13	PSoC® Solutions .....	23
		Cypress Developer Community .....	23
		Technical Support .....	23

## Functional Overview

### USB-PD Subsystem

The USB-PD subsystem provides the interface to the USB Type-C USB port. This subsystem comprises a high-voltage regulator, OVP, and supply switch blocks. This subsystem also includes all ESD required and supported on the USB Type-C port.

#### *USB-PD Physical Layer*

The USB-PD Physical Layer consists of a transmitter and receiver that communicate BMC-encoded data over the CC channel based on the USB PD 3.0 standard. All communication is half-duplex. The Physical Layer or PHY practices collision avoidance to minimize communication errors on the channel.

The USB-PD block includes the termination resistor  $R_D$  and its switch as required by the USB-PD spec.  $R_D$  resistor is required to implement connection detection, plug orientation detection, and for establishing USB UFP role.

According to the USB Type-C spec, a USB Type-C controller such as the EZ-PD BCR device must present certain termination resistors depending on its role in its un-powered state. The Sink role requires  $R_D$  resistor to be present on the CC pins even in an un-powered state. To implement this function, EZ-PD BCR has a dead battery  $R_D$  resistor bonded to both the CC pins.

#### *Charger Detection*

A charger detection block is connected to the D+/D- pins allowing the EZ-PD BCR device to detect conventional battery chargers conforming to USB BC 1.2 and Apple Charger specification.

#### *VBUS Overvoltage Protection*

The EZ-PD BCR device has an integrated hardware block for VBUS OVP with configurable thresholds and response times on the USB Type-C port.

#### *VBUS Short Protection*

The EZ-PD BCR device provides VBUS short protection on CC1 and CC2 pins. These pins are protected from accidental shorts to high-voltage VBUS. Accidental shorts may occur because the CC1 and CC2 pins are placed next to the VBUS pins in the USB Type-C connector. A USB-PD controller without the high-voltage VBUS short protection will be damaged in the event of accidental shorts. When the protection circuit is triggered, the EZ-PD BCR device can handle up to 17 V forever and between 17 V to 22 VDC for 1000 hours on the CC1 and CC2 pins. When a VBUS short event occurs on the CC pins, a temporary high-ringing voltage is observed due to the RLC elements in the USB Type-C cable. Without the EZ-PD BCR device connected, this ringing voltage can be twice (44 V) the maximum VBUS voltage (21.5 V). However, when the EZ-PD BCR device is connected, it is capable of clamping temporary high-ringing voltage and protecting the CC pin using IEC ESD protection diodes.

#### *Sink Load Switch Controller on VBUS Path*

The EZ-PD BCR device has an integrated load switch controller to drive external PFETs on the VBUS sink path. This load switch controller has a soft start feature that limits the in-rush current flowing through the sink power path when the system is connected to an external load and powered on.

#### *SAFE\_PWR\_EN Gate Driver*

The EZ-PD BCR device has a SAFE\_PWR\_EN gate driver that can be used to drive an alternate load switch/FET. It is enabled whenever the EZ-PD BCR device is unable to negotiate the requested power contract. In such a scenario, the EZ-PD BCR device negotiates a 5V/900mA contract which can be delivered through the SAFE\_PWR\_EN FET to an alternate power rail in the system. This allows the system to operate in a limited mode when the requested power is unavailable through the USB Type-C port.

#### *VBUS Discharge FETs*

The EZ-PD BCR device also has an integrated VBUS discharge FET used to discharge VBUS to meet the USB-PD specification timing on a detach condition.

### Integrated I<sup>2</sup>C Blocks

EZ-PD BCR device has an I<sup>2</sup>C slave interface that can be connected to an I<sup>2</sup>C host. The slave address is 0x08. Refer to the EZ-PD BCR HPI specification document for further details.

The I<sup>2</sup>C interface is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus). The I<sup>2</sup>C interface is also compatible with the I<sup>2</sup>C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/Os are implemented with GPIO in open-drain modes.


The I<sup>2</sup>C interface is not completely compliant with the I<sup>2</sup>C spec in the following aspects:

- Fast-mode Plus has an  $I_{OL}$  specification of 20 mA at a  $V_{OL}$  of 0.4 V. The GPIO cells can sink a maximum of 8-mA  $I_{OL}$  with a  $V_{OL}$  maximum of 0.6 V.
- Fast-mode and Fast-mode Plus specify minimum Fall times, which are not met with the GPIO cell; Slow strong mode can help meet this spec depending on the bus load.

### Power Systems Overview

The EZ-PD BCR device can operate from two possible external supply sources: VBUS\_IN (3.0 V–24.5 V) or VDDD (2.7 V–5.5 V). When powered through VBUS\_IN, the internal regulator generates VDDD of 3.3 V for chip operation. The regulated supply, VDDD, is either used directly inside some analog blocks or further regulated down to VCCD (1.8 V), which powers majority of the core using the regulators. Refer to the application diagram (see [Figure 3](#)) for capacitor connections.

**Figure 1. Power System Requirement Block Diagram**




**Pinouts**

**Table 1. EZ-PD BCR Pin Descriptions**

24-Pin QFN	Pin Name	Description
1	VBUS_MIN	Connect a resistor divider on this to 3.3V (from the VDDD pin) to indicate the minimum voltage needed by the system from the attached power adapter. Refer to <a href="#">Table 2</a> for recommended resistor values.
2	VBUS_MAX	Connect a resistor divider on this to 3.3V (from the VDDD pin) to indicate the maximum voltage needed by the system from the attached power adapter. Refer to <a href="#">Table 2</a> for recommended resistor values.
3	VBUS_FET_EN	Connect this signal to the gate of a FET through a series resistor. This pin is the output of a PMOS FET gate driver that is slew-rate controlled. This signal is enabled when the EZ-PD BCR device successfully negotiates a power contract within the requested range.
4	SAFE_PWR_EN	Connect this signal to the gate of a FET through a series resistor. This pin is the output of a PMOS FET gate driver. This signal is enabled when the EZ-PD BCR device fails to negotiate for higher power and defaults to 5V.
5	ISNK_COARSE	Connect a resistor divider on these pins to 3.3V (from the VDDD pin) to set the operating current requested from the power adapter. Refer to <a href="#">Table 3</a> and <a href="#">Table 4</a> for recommended resistor values.
6	ISNK_FINE	
7	HPI_INT	Active low HPI Interrupt pin
8	GPIO_1	Additional GPIO that can be set up over the HPI interface.
9	FAULT	The EZ-PD BCR device pulls this line high if the power adapter cannot supply the required voltage or current or if an OVP event was detected. The pin is low otherwise.
10	FLIP	The EZ-PD BCR device pulls this line low if no device is attached or if CC polarity is un-flipped (CC1 connected). If a device is attached on CC2 (polarity is flipped), the EZ-PD BCR device pulls this line high. This is an open drain output pin and requires an external pull-up resistor.
11	VDC_OUT	Connect this pin to the output of the PFETs controlled by the VBUS_FET_EN. This is used for monitoring the VBUS output. This is the power output of the system.
12	HPI_SDA	This is an I <sup>2</sup> C slave interface provided for a host processor to control and monitor the EZ-PD BCR device. For more details, refer to the HPI Specification for EZ-PD BCR device.
13	HPI_SCL	
14	CC2	Communication Channel 2 pin used to negotiate a voltage/current with the attached adapter
15	CC1	Communication Channel 1 pin used to negotiate a voltage/current with the attached adapter
16	D-	Connect these to the corresponding pins on the USB Type-C connector. the EZ-PD BCR device uses these to negotiate with USB BC 1.2 and Apple power adapters.
17	D+	
18	VBUS_IN	Connect to VBUS of USB Type-C connector. Used to supply power to the EZ-PD BCR device and monitor incoming voltage.
19	GND	System Ground pin
20	DNU1	Leave this pin unconnected
21	DNU2	Leave this pin unconnected
22	VSS	Ground pin, connect to USB Type-C connector GND.
23	VDDD	Output of internal 3.3V regulator. Connect 1 $\mu$ F and 2x 100 nF capacitors.
24	VCCD	Output of internal 1.8V regulator. Connect a 1 $\mu$ F decoupling capacitor.
-	EPAD	Ground

**Figure 2. Pinout of 24-QFN Package (Top View)**




### Application Overview

Figure 3 shows the EZ-PD BCR based application diagram using the 24-pin QFN part. It has 3 main parts: USB Type-C receptacle to provide the input power to the application, the Power Subsystem used as the output power, and four sets of resistor divider networks to select the desired output voltage and current values.

The 'Fault' pin is used to indicate any voltage faults. When a fault condition is enabled, the output voltage of this application will go down to 0V and the EZ-PD BCR device will attempt a protocol reset to recover from fault. For a detailed reference schematic, refer to the [CY4533 EZ-PD BCR EVK schematic](#).

**Figure 3. EZ-PD BCR based Application Diagram (for Electronic Systems Requiring 12V to 15V Input at 2A)**



**Notes**

1. Refer to Table 2, Table 3, and Table 4 for values of these resistor divider networks.
2. FLIP pin is in LOW state when Type -C Plug is upside-up, and in Hi-Z state when upside-down.



The four sets of resistor divider networks are used to determine the voltage and current range that the EZ-PD BCR device will negotiate with the USB Type-C power adapter. [Table 2](#), [Table 3](#), and [Table 4](#) show the values of pull-up and pull-down resistors on each pin applicable for a desired VBUS\_MIN, VBUS\_MAX, ISNK\_COARSE or ISNK\_FINE value.

**Table 2. Resistor Divider Values for Minimum or Maximum Voltage Requested on VBUS**

Voltage Requested (V)	Resistor Ratio Relative to VDDD = 3.3V	Suggested Pull-up Resistor value (kΩ)	Suggested Pull-down Resistor value (kΩ)	Voltage Range on Pin (mV)
5	0/6	0	Open	0 - 248
9	1/6	5.1	1	249-786
12	2/6	5.1	2.4	787-1347
15	3/6	5.1	5.1	1348-1920
19	4/6	5.1	10	1921-2778
20	≥ 5/6	Open	0	≥ 2779

**Table 3. Resistor Divider Values for Coarse Setting on Operating Current (For VDDD = 3.3V)**

Operating Current Requested for Coarse Setting (A)	Resistor Ratio Relative to VDDD = 3.3V	Suggested Pull-up Resistor Value (kΩ)	Suggested Pull-down Resistor Value (kΩ)	Voltage Range on Pin (mV)
0	0/6	0	Open	0 - 248
1	1/6	5.1	1	249-786
2	2/6	5.1	2.4	787-1347
3	3/6	5.1	5.1	1348-1920
4	4/6	5.1	10	1921-2778
5	≥ 5/6	Open	0	≥ 2779

**Table 4. Resistor Divider Values for Fine Setting on Operating Current (For VDDD = 3.3V)**

Operating Current Requested for Fine Setting (A)	Resistor Ratio Relative to VDDD = 3.3V	Suggested Pull-up Resistor Value (kΩ)	Suggested Pull-down Resistor Value (kΩ)	Voltage Range on Pin (mV)
+0	0/6	0	Open	0 - 248
+250	1/6	5.1	1	249-786
+500	2/6	5.1	2.4	787-1347
+750	3/6	5.1	5.1	1348-1920
+900	≥ 4/6	Open	0	≥ 1921

## Electrical Specifications

### Absolute Maximum Ratings

**Table 5. Absolute Maximum Ratings**

Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
V <sub>BUS_MAX</sub>	Max supply voltage relative to V <sub>SS</sub> on VBUS_IN and VDC_OUT pins	–	–	30	V	Absolute max
V <sub>DDD_MAX</sub>	Max supply voltage relative to V <sub>SS</sub>	–	–	6	V	
V <sub>CC_PIN_ABS</sub>	Max voltage on CC1, CC2 pins	–	–	22 <sup>[1]</sup>	V	
V <sub>GPIO_ABS</sub>	GPIO voltage	–0.5	–	V <sub>DDD</sub> +0.5	V	
I <sub>GPIO_ABS</sub>	Maximum current per GPIO	–25	–	25	mA	
I <sub>GPIO_injection</sub>	GPIO injection current, Max for V <sub>IH</sub> > V <sub>DDD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub>	–0.5	–	0.5	mA	Absolute max, current injected per pin
V <sub>GPIO_OVT_ABS</sub>	OVT GPIO voltage	–0.5	–	6	V	Applicable to pins HPI_INT and GPIO_1
ESD_HBM	Electrostatic discharge human body model	2200	–	–	V	–
ESD_CDM	Electrostatic discharge charged device model	500	–	–	V	–
LU	Pin current for latch-up	–100	–	100	mA	–
ESD_IEC_CON	Electrostatic discharge IEC61000-4-2	8000	–	–	V	Contact discharge on CC1, CC2, VBUS_IN, HPI_SDA and HPI_SCL pins
ESD_IEC_AIR	Electrostatic discharge IEC61000-4-2	15000	–	–	V	Air discharge for D+, D-, CC1, CC2, VBUS_IN, HPI_SDA and HPI_SCL pins

### Device-Level Specifications

All specifications are valid for  $-40\text{ °C} \leq T_A \leq 105\text{ °C}$  and  $T_J \leq 120\text{ °C}$ , except where noted.

**Table 6. DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.PWR#2	V <sub>DDD</sub>	Power supply input voltage	2.7	–	5.5	V	Sink mode, $-40\text{ °C} \leq T_A \leq 105\text{ °C}$ .
SID.PWR#2_A	V <sub>DDD</sub>	Power supply input voltage	3.0	–	5.5	V	Source mode, $-40\text{ °C} \leq T_A \leq 105\text{ °C}$ .
SID.PWR#3	V <sub>BUS_IN</sub>	Power supply input voltage	3.0	–	24.5	V	$-40\text{ °C} \leq T_A \leq 105\text{ °C}$ .
SID.PWR#5	V <sub>CCD</sub>	Output voltage for core Logic	–	1.8	–	V	–
SID.PWR#13	C <sub>exc</sub>	Power supply decoupling capacitor for V <sub>DDD</sub>	0.8	1	–	μF	X5R ceramic or better
SID.PWR#14	C <sub>exv</sub>	Power supply decoupling capacitor for VBUS_IN_DISHCARGE	–	0.1	–	μF	X5R ceramic or better

**Note**

- As per USB PD specification, maximum allowed VBUS = 21.5V.

**Table 6. DC Specifications (continued)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
<b>Active Mode. Typical values measured at <math>V_{DD} = 5.0V</math> or <math>V_{BUS} = 5.0V</math> and <math>T_A = 25^\circ C</math>.</b>							
SID.PWR#8	$I_{DD\_A}$	Supply current from $V_{BUS}$ or $V_{DDD}$	–	10	–	mA	$V_{DDD} = 5V$ OR $V_{BUS} = 5V$ , $T_A = 25^\circ C$ . CC1/CC2 in Tx or Rx, no I/O sourcing current, 2 SCBs at 1 Mbps, EA/ADC/CSA/UVOV ON, CPU at 24 MHz.
<b>Sleep Mode. Typical values measured at <math>V_{DD} = 3.3V</math> and <math>T_A = 25^\circ C</math>.</b>							
SID25A	$I_{DD\_S}$	CC, I <sup>2</sup> C, WDT wakeup on. IMO at 24 MHz.	–	3	–	mA	$V_{DDD} = 3.3V$ , $T_A = 25^\circ C$ , All blocks except CPU are on, CC IO on, EA/ADC/CSA/UVOV On.
<b>Deep Sleep Mode. Typical values measured at <math>T_A = 25^\circ C</math>.</b>							
SID_PB_DS_A_SNK	$I_{DD\_PB\_DS\_A\_SNK}$	$V_{BUS}$ 4.0 to 24.5 V. CC, I <sup>2</sup> C, WDT Wakeup on	–	500	–	μA	For sink applications, $V_{BUS} = 24.5V$ , $T_A = 25^\circ C$ , Part is in deep sleep. Attached, CC I/O on, ADC/CSA/UVOV on.

**Table 7. AC Specifications (Guaranteed by Characterization)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.PWR#17	$T_{SLEEP}$	Wakeup from sleep mode	–	0	–	μs	–
SID.PWR#18	$T_{DEEPSLEEP}$	Wakeup from Deep Sleep mode	–	–	35	μs	–
SYS.FES#1	$T_{PWR\_RDY}$	Power-up to “Ready to accept I <sup>2</sup> C/CC command”	–	5	25	ms	–
SID.PWR#18A	$T_{POR\_HIZ\_T}$	Power-on I/O Initialization Time	–	3	–	ms	–

I/O

**Table 8. I/O DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.GIO#37	$V_{IH\_CMOS}$	Input voltage HIGH threshold	$0.7 \times V_{DDD}$	–	–	V	CMOS input
SID.GIO#38	$V_{IL\_CMOS}$	Input voltage LOW threshold	–	–	$0.3 \times V_{DDD}$	V	CMOS input
SID.GIO#33	$V_{OH\_3V}$	Output voltage HIGH level	$V_{DDD} - 0.6$	–	–	V	$I_{OH} = 4\text{ mA}$ at 3-V $V_{DDD}$
SID.GIO#36	$V_{OL\_3V}$	Output voltage LOW level	–	–	0.6	V	$I_{OL} = 10\text{ mA}$ at 3-V $V_{DDD}$
SID.GIO#16	$I_{IL}$	Input leakage current (absolute value)	–	–	2	nA	+25 °C $T_A$ , 3-V $V_{DDD}$
SID.GIO#17	$C_{PIN\_A}$	Max pin capacitance	–	–	22	pF	Capacitance on D+, D- pins. Guaranteed by characterization.
SID.GIO#17A	$C_{PIN}$	Max pin capacitance	–	3	7	pF	–40°C to +85°C $T_A$ , All $V_{DDD}$ , all other I/Os. Guaranteed by characterization.
SID.GIO#44	$V_{HYSCMOS}$	Input hysteresis CMOS	$0.05 \times V_{DDD}$	–	–	mV	$V_{DDD} < 4.5V$ . Guaranteed by characterization.

**Table 8. I/O DC Specifications (continued)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID69	I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	–	–	100	μA	Guaranteed by design.
SID.GIO#45	I <sub>TOT_GPIO</sub>	Maximum total sink chip current	–	–	85	mA	Guaranteed by design.
<b>OVT</b>							
SID.GIO#46	I <sub>IHS</sub>	Input current when Pad > V <sub>DD</sub> for OVT inputs	–	–	10.00	μA	Per I <sup>2</sup> C specification

**Table 9. I/O AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID70	T <sub>RISEF</sub>	Rise time in Fast Strong mode	2	–	12	ns	3.3-V V <sub>DD</sub> , C <sub>load</sub> = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in Fast Strong mode	2	–	12	ns	3.3-V V <sub>DD</sub> , C <sub>load</sub> = 25 pF

**Table 10. HPI Pins DC Specifications (Applicable to pins HPI\_SDA and HPI\_SCL only)**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.GPIO_20VT#4	GPIO_20VT_I_LU	GPIO_20VT Latch up current limits	–140	–	140	mA	Max / min current in to any input or output, pin-to-pin, pin-to-supply
SID.GPIO_20VT#5	GPIO_20VT_RPU	GPIO_20VT Pull-up resistor value	1	–	25	kΩ	+25 °C T <sub>A</sub> , 1.4 V to GPIO_20VT_Voh(min)
SID.GPIO_20VT#6	GPIO_20VT_RPD	GPIO_20VT Pull-down resistor value	2.5	–	20	kΩ	+25 °C T <sub>A</sub> , 1.4-V to V <sub>DD</sub>
SID.GPIO_20VT#16	GPIO_20VT_IIL	GPIO_20VT Input leakage current (absolute value)	–	–	2	nA	+25 °C T <sub>A</sub> , 3-V V <sub>DD</sub>
SID.GPIO_20VT#17	GPIO_20VT_CPIN	GPIO_20VT pin capacitance	15	–	25	pF	–40 °C to +85 °C T <sub>A</sub> , All V <sub>DD</sub> , F = 1 MHz
SID.GPIO_20VT#36	GPIO_20VT_Vol	GPIO_20VT Output Voltage low level.	–	–	0.4	V	I <sub>OL</sub> = 2 mA
SID.GPIO_20VT#69	GPIO_20VT_IDIODE	GPIO_20VT Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	–	–	100	μA	–

**Table 11. HPI Pins AC Specifications (Applicable to pins HPI\_SDA and HPI\_SCL only)**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.GPIO_20VT#70	GPIO_20VT_TriseF	GPIO_20VT Rise time in Fast Strong Mode	1	–	45	ns	All V <sub>DD</sub> , C <sub>load</sub> = 25 pF
SID.GPIO_20VT#71	GPIO_20VT_TfallF	GPIO_20VT Fall time in Fast Strong Mode	2	–	15	ns	All V <sub>DD</sub> , C <sub>load</sub> = 25 pF

## Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

$I^2C$

**Table 12. Fixed  $I^2C$  DC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID149	$I_{I2C1}$	Block current consumption at 100 kHz	–	–	100	$\mu A$	–
SID150	$I_{I2C2}$	Block current consumption at 400 kHz	–	–	135	$\mu A$	–
SID152	$I_{I2C4}$	$I^2C$ enabled in Deep Sleep mode	–	1.4	–	$\mu A$	–

**Table 13. Fixed  $I^2C$  AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID153	$F_{I2C1}$	Bit rate	–	–	400	Kbps	–

## System Resources

*Power-on-Reset (POR) with Brown Out SWD Interface*

**Table 14. Imprecise Power On Reset (PRES) (Guaranteed by Characterization)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID185	$V_{RISEIPOR}$	Power-on Reset (POR) rising trip voltage	0.80	–	1.50	V	–
SID186	$V_{FALLIPOR}$	POR falling trip voltage	0.70	–	1.4	V	–

**Table 15. Precise Power On Reset (POR)**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID190	$V_{FALLPPOR}$	Brown-out Detect (BOD) trip voltage in active/sleep modes	1.48	–	1.62	V	–
SID192	$V_{FALLDPSLP}$	BOD trip voltage in Deep Sleep mode	1.1	–	1.5	V	–

**Table 16. USB PD DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.PD.4	$R_d$	UFP CC termination	4.59	5.1	5.61	$k\Omega$	–
SID.PD.5	$R_{d\_DB}$	UFP (Power Bank) Dead Battery CC Termination on CC1 and CC2	4.08	5.1	6.12	$k\Omega$	All supplies forced to 0V and 1.32 V applied at CC1 or CC2
SID.PD.6	$V_{gndoffset}$	Ground offset tolerated by BMC receiver	–500	–	500	mV	Relative to the remote BMC transmitter.

Gate Driver Specifications

**Table 17. Gate Driver DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.GD.1	R <sub>PD</sub>	Pull-down resistance	–	–	3	kΩ	Applicable on VBUS_P_CTRL and VBUS_C_CTRL to turn ON external PFET.
SID.GD.2	R <sub>PU</sub>	Pull-up resistance	–	–	4	kΩ	Applicable on VBUS_P_CTRL to turn OFF external PFET.
SID.GD.3	I <sub>PD0</sub>	Pull-down current sink at drive strength of 1	25	–	75	μA	I-mode (current mode) pull down at 5 V. Applicable on VBUS_P_CTRL and VBUS_C_CTRL to turn ON external PFET.
SID.GD.4	I <sub>PD1</sub>	Pull-down current sink at drive strength of 2	50	–	150	μA	
SID.GD.5	I <sub>PD2</sub>	Pull-down current sink at drive strength of 4	140	–	300	μA	
SID.GD.6	I <sub>PD3</sub>	Pull-down current sink at drive strength of 8	280	–	580	μA	
SID.GD.7	I <sub>PD4</sub>	Pull-down current sink at drive strength of 16	560	–	1200	μA	
SID.GD.8	I <sub>PD5</sub>	Pull-down current sink at drive strength of 32	1120	–	2300	μA	
SID.GD.9	I <sub>leak_p1</sub>	Pin leakage on VBUS_P_CTRL	–	0.003	–	μA	+25 °C T <sub>J</sub> , 5-V V <sub>DDD</sub> , 20-V V <sub>BUS</sub>
SID.GD.10	I <sub>leak_c1</sub>	Pin leakage on VBUS_C_CTRL	–	0.003	–	μA	+25 °C T <sub>J</sub> , 5-V V <sub>DDD</sub> , 20-V V <sub>BU</sub>
SID.GD.11	I <sub>leak_p2</sub>	Pin leakage on VBUS_P_CTRL	–	–	2	μA	+85 °C T <sub>J</sub> , 5-V V <sub>DDD</sub> , 20-V V <sub>BU</sub>
SID.GD.12	I <sub>leak_c2</sub>	Pin leakage on VBUS_C_CTRL	–	–	2	μA	+85 °C T <sub>J</sub> , 5-V V <sub>DDD</sub> , 20-V V <sub>BU</sub>
SID.GD.13	I <sub>leak_p3</sub>	Pin leakage on VBUS_P_CTRL	–	–	7	μA	+125 °C T <sub>J</sub> , 5-V V <sub>DDD</sub> , 20-V V <sub>BU</sub>
SID.GD.14	I <sub>leak_c3</sub>	Pin leakage on VBUS_C_CTRL	–	–	7	μA	+125 °C T <sub>J</sub> , 5-V V <sub>DDD</sub> , 20-V V <sub>BU</sub>

**Table 18. Gate Driver AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.GD.15	T <sub>PD1</sub>	Pull down delay on SAFE_PWR_EN	–	–	2	μs	Cl <sub>oad</sub> = 2 nF, Delay to V <sub>BUS</sub> –1.5 V from initiation of falling edge, V <sub>BUS</sub> = 5 V to 20 V, 50 KΩ tied between V <sub>BUS_C_CTRL</sub> and V <sub>BUS</sub>
SID.GD.16	T <sub>r_discharge</sub>	Discharge rate of output node on SAFE_PWR_EN	–	–	5	V/μs	80% to 20%, 50 KΩ tied between V <sub>BUS_C_CTRL</sub> and V <sub>BUS</sub> , Cl <sub>oad</sub> = 2 nF, V <sub>initial</sub> = 24 V
SID.GD.17	T <sub>PD2</sub>	Pull down delay on VBUS_FET_EN	–	–	2	μs	Cl <sub>oad</sub> = 2 nF, Delay to V <sub>BUS</sub> –1.5 V from initiation of falling edge, V <sub>BUS</sub> = 5 V to 20 V, 50 KΩ tied between V <sub>BUS_C_CTRL</sub> and V <sub>BUS</sub>
SID.GD.18	T <sub>PU</sub>	Pull up delay on VBUS_FET_EN	–	–	18	μs	Cl <sub>oad</sub> = 2 nF, Delay to V <sub>BUS</sub> –1.5 V from initiation of falling edge, V <sub>BUS</sub> = 5 V to 20 V, 50 KΩ tied between V <sub>BUS_C_CTRL</sub> and V <sub>BUS</sub>
SID.GD.19	SR <sub>PU</sub>	Output slew rate on VBUS_FET_EN	–	–	5	V/μs	Cl <sub>oad</sub> = 2 nF, 20% to 80% of V <sub>BUS_P_CTRL</sub> range
SID.GD.20	SR <sub>PD</sub>	Output slew rate on VBUS_FET_EN	–	–	5	V/μs	Cl <sub>oad</sub> = 2 nF, 80% to 20% of V <sub>BUS_P_CTRL</sub> range

**Table 19. VBUS Discharge Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.VBUS.DISC.6	I1	20-V NMOS ON current for DS = 1	0.15	–	1	mA	Measured at 0.5 V
SID.VBUS.DISC.7	I2	20-V NMOS ON current for DS = 2	0.4	–	2	mA	
SID.VBUS.DISC.8	I4	20-V NMOS ON current for DS = 4	0.9	–	4	mA	
SID.VBUS.DISC.9	I8	20-V NMOS ON current for DS = 8	2	–	8	mA	
SID.VBUS.DISC.10	I16	20-V NMOS ON current for DS = 16	4	–	10	mA	
SID.VBUS.DISC.11	VBUS_Stop_Error	Error percentage of final V <sub>BUS</sub> value from setting	–	–	10	%	When V <sub>BUS</sub> is discharged to 5 V. Guaranteed by Characterization.

**Table 20. Voltage (VBUS) Regulation DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.DC.VR.1	V_IN_3	V(pad_in) at 3-V target	2.85	3	3.15	V	Active mode shunt regulator at 3 V with bandgap
SID.DC.VR.2	V_IN_5	V(pad_in) at 5-V target	4.75	5	5.25	V	Active mode shunt regulator at 5 V
SID.DC.VR.3	V_IN_9	V(pad_in) at 9-V target	8.55	9	9.45	V	Active mode shunt regulator at 9 V
SID.DC.VR.4	V_IN_15	V(pad_in) at 15-V target	14.25	15	15.75	V	Active mode shunt regulator at 15 V
SID.DC.VR.5	V_IN_20	V(pad_in) at 20-V target	19	20	21	V	Active mode shunt regulator at 20 V
SID.DC.VR.6	V_IN_3_DS	V(pad_in) at 3-V target	2.7	3	3.3	V	Deep Sleep mode shunt regulator at 3 V with bandgap
SID.DC.VR.7	V_IN_5_DS	V(pad_in) at 5-V target	4.5	5	5.5	V	Deep Sleep mode shunt regulator at 5 V
SID.DC.VR.8	V_IN_9_DS	V(pad_in) at 9-V target	8.1	9	9.1	V	Deep Sleep mode shunt regulator at 9 V
SID.DC.VR.9	V_IN_15_DS	V(pad_in) at 15-V target	13.5	15	16.5	V	Deep Sleep mode shunt regulator at 15 V
SID.DC.VR.10	V_IN_20_DS	V(pad_in) at 20-V target	18	20	22	V	Deep Sleep mode shunt regulator at 20 V
SID.DC.VR.11	I <sub>KA_OFF</sub>	Off-state cathode current	–	–	10	μA	–
SID.DC.VR.12	I <sub>KA_ON</sub>	Current through cathode pin	–	–	10	mA	–

**Table 21. VBUS Short Protection Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.VSP.1	V_SHORT_TRIGGER	Short-to-VBUS system-side clamping voltage on the CC/P2.2/P2.3 pins	–	9	–	V	Guaranteed by Characterization.

**Table 22. VBUS DC Regulator Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.VREG.2	VBUS_DET ECT	VBUS detect threshold voltage	1.08	–	2.62	V	–

**Table 23. VBUS AC Regulator Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.VREG.3	T <sub>start</sub>	Total startup time for the regulator supply outputs	–	–	200	μs	Guaranteed by Characterization.



Analog to Digital Converter (Used for Determining *VBUS\_MIN*, *VBUS\_MAX*, *ISNK\_COARSE*, *ISNK\_FINE* Values)

**Table 24. ADC DC Specifications (Guaranteed by Characterization)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.ADC.1	Resolution	ADC resolution	–	8	–	Bits	–
SID.ADC.2	INL	Integral non-linearity	–2.5	–	2.5	LSB	Reference voltage generated from VDDD
SID.ADC.2A	INL	Integral non-linearity	–1.5	–	1.5	LSB	Reference voltage generated from bandgap
SID.ADC.3	DNL	Differential non-linearity	–2.5	–	2.5	LSB	Reference voltage generated from VDDD
SID.ADC.3A	DNL	Differential non-linearity	–1.5	–	1.5	LSB	Reference voltage generated from bandgap
SID.ADC.4	Gain Error	Gain error	–1.5	–	1.5	LSB	–
SID.ADC.6	V <sub>REF_ADC2</sub>	ADC reference voltage when generated from band gap.	1.96	2.0	2.04	V	Reference voltage generated from bandgap

**Table 25. ADC AC Specifications (Guaranteed by Design)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/Conditions
SID.ADC.7	SLEW_Max	Rate of change of sampled voltage signal	–	–	3	V/ms	–



**Packaging**

**Table 27. Package Characteristics**

Parameter	Description	Conditions	Min	Typ	Max	Units
T <sub>A</sub>	Operating ambient temperature	Extended Industrial	-40	25	105	°C
T <sub>J</sub>	Operating junction temperature	Extended Industrial	-40	25	120	°C
T <sub>JA</sub>	Package $\theta_{JA}$ (24-QFN)	–	–	–	19.98	°C/W
T <sub>JC</sub>	Package $\theta_{JC}$ (24-QFN)	–	–	–	4.78	°C/W


**Table 28. Solder Reflow Peak Temperature**

Package	Maximum Peak Temperature	Maximum Time within 5 °C of Peak Temperature
24-pin QFN	260 °C	30 seconds

**Table 29. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2**

Package	MSL
24-pin QFN	MSL3

**Figure 4. 24-pin QFN Package Outline**



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	0.60
A1	0.00	—	0.05
A2	—	0.40	0.425
A3	0.152 REF		
b	0.18	0.25	0.30
D	4.00 BSC		
D2	2.65	2.75	2.85
E	4.00 BSC		
E2	2.65	2.75	2.85
L	0.30	0.40	0.50
e	0.50 BSC		
R	0.09	—	—

**NOTES**

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIE THICKNESS ALLOWABLE IS 0.305 mm MAXIMUM (0.12 INCHES MAXIMUM)
3. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M, -1994.
4. THE PIN #1 IDENTIFIER MUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
5. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
6. PACKAGE WARPAGE MAX 0.08 mm.
7. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
8. APPLIED ONLY TO TERMINALS.
9. JEDEC SPECIFICATION NO. REF: N.A.

002-16934 \*A

## Acronyms

**Table 30. Acronyms Used in this Document**

Acronym	Description
ADC	analog-to-digital converter
ARM®	advanced RISC machine, a CPU architecture
CC	configuration channel
CPU	central processing unit
CS	current sense
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
ESD	electrostatic discharge
GPIO	general-purpose input/output
IC	integrated circuit
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
I/O	input/output, see also GPIO
LDO	low-dropout regulator
MCU	microcontroller unit
NC	no connect
OVP	overvoltage protection
OVT	overvoltage tolerant
PD	power delivery
PHY	physical layer
POR	power-on reset
PRES	precise power-on reset
PSoC®	Programmable System-on-Chip™
PWM	pulse-width modulator
RISC	reduced-instruction-set computing
RX	receive
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
SWD	serial wire debug, a test protocol
TX	transmit
Type-C	a new standard with a slimmer USB connector and a reversible cable, capable of sourcing up to 100 W of power
USB	Universal Serial Bus

## Document Conventions

### Units of Measure

**Table 31. Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
Hz	hertz
KB	1024 bytes
kHz	kilohertz
kΩ	kilo ohm
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	mega samples per second
μA	microampere
μF	microfarad
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
V	volt

**Document History Page**

Document Title: EZ-PD™ BCR Datasheet, USB Type-C Port Controller for Power Sinks Document Number: 002-25383				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	6402543	VGT	12/14/2018	New datasheet

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Arm® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

#### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.